

3-Channel, 8-Bit, PWM LED Driver with Single-Wire Interface (EasySet)

Check for Samples: [TLC59731](#)

FEATURES

- Three Sink Current Channels
- Current Capability:
 - 50 mA per Channel
- Grayscale (GS) Control with PWM:
 - 8-Bit (256 Steps) with Simple Gamma Correction
- Single-Wire Interface (EasySet)
- Power-Supply (VCC) Voltage Range:
 - No Internal Shunt Regulator Mode: 3 V to 5.5 V
 - Internal Shunt Regulator Mode: 3 V to 6 V
- OUT Terminals Maximum Voltage: Up to 21 V
- Integrated Shunt Regulator
- Data Transfer Maximum Rate:
 - Bits per Second (bps): 1 Mbps
- Internal GS Clock Oscillator: 6 MHz (typ)
- Display Repeat Rate: 3.1 kHz (typ)
- Output Delay Switching to Prevent Inrush Current
- Unlimited Device Cascading
- Operating Temperature: –40°C to +85°C

APPLICATIONS

- RGB LED Cluster Lamp Display

DESCRIPTION

The TLC59731 is an easy-to-use, 3-channel, 50-mA sink current LED driver. The single-wire, 1-Mbps serial interface (EasySet) provides a solution for minimizing wiring cost. The LED driver provides 8-bit pulse width modulation (PWM) resolution and a simple gamma correction feature. The display repeat rate is achieved at 3.1 kHz (typ) with an integrated 6-MHz grayscale (GS) clock oscillator. The driver also provides unlimited cascading capability.

Output sink current can be set by each external resistor connected to the OUT_n terminal in series. The TLC59731 has an internal shunt regulator that can be used for higher VCC power-supply voltage applications.




Figure 1. Typical Application Circuit Example 1 (No Internal Shunt Regulator Mode)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2013, Texas Instruments Incorporated


DESCRIPTION (CONTINUED)

Figure 2. Typical Application Circuit Example 2 (No Internal Shunt Regulator Mode)




Figure 3. Typical Application Circuit Example 3 (Internal Shunt Regulator Mode)



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE AND ORDERING INFORMATION⁽¹⁾

PRODUCT	PACKAGE-LEAD	ORDERING NUMBER	TRANSPORT MEDIA, QUANTITY
TLC59731	SO-8	TLC59731DR	Tape and Reel, 2500
		TLC59731D	Tube, 75

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating free-air temperature range, unless otherwise noted.

			VALUE		UNIT
			MIN	MAX	
Voltage ⁽²⁾	Supply, V_{CC}	VCC	–0.3	+7.0	V
	Input range, V_{IN}	SDI	–0.3	$V_{CC} + 1.2$	V
	Output range, V_{OUT}	OUT0 to OUT2	–0.3	+21	V
		SDO	–0.3	+7.0	V
Current	Output (dc), I_{OUT}	OUT0 to OUT2	0	+60	mA
Temperature	Operating junction, T_J		–40	+150	°C
	Storage, T_{stg}		–55	+150	°C
Electrostatic discharge (ESD) ratings:	Human body model (HBM)			8000	V
	Charged device model (CDM)			2000	V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to network ground terminal.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TLC59731	UNITS
		D (SO)	
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	134.6	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance	88.6	
θ_{JB}	Junction-to-board thermal resistance	75.3	
ψ_{JT}	Junction-to-top characterization parameter	37.7	
ψ_{JB}	Junction-to-board characterization parameter	74.8	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

RECOMMENDED OPERATING CONDITIONS

PARAMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
DC CHARACTERISTICS						
V _{CC}	Supply voltage	No internal shunt regulator mode	3.0	5.0	5.5	V
		Internal shunt regulator mode			6.0	V
V _O	Voltage applied to output	OUT0 to OUT2			21	V
V _{IH}	High-level input voltage	SDI	0.7 × V _{CC}		V _{CC}	V
V _{IL}	Low-level input voltage	SDI	GND		0.3 × V _{CC}	V
V _{IHYST}	Input voltage hysteresis	SDI		0.2 × V _{CC}		V
I _{OH}	High-level output current	SDO			–2	mA
I _{OL}	Low-level output current	SDO			2	mA
		OUT0 to OUT2			50	mA
I _{REG}	Shunt regulator sink current	VCC			20	mA
T _A	Operating free-air temperature range		–40		+85	°C
T _J	Operating junction temperature range		–40		+125	°C
AC CHARACTERISTICS						
f _{CLK} (SDI)	Data transfer rate	SDI	20		1000	kHz
t _{SDI}	SDI input pulse duration	SDI	275		0.5 / f _{CLK}	ns
t _{WH}	Pulse duration, high	SDI	14			ns
t _{WL}	Pulse duration, low	SDI	14			ns
t _{H0}	Hold time: end of sequence (EOS)	SDI↑ to SDI↑	3.5 / f _{CLK}		5.5 / f _{CLK}	μs
t _{H1}	Hold time: data latch (GSLAT)	SDI↑ to SDI↑	8 / f _{CLK}			μs

ELECTRICAL CHARACTERISTICS

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3\text{ V}$ to 6.0 V , and $C_{VCC} = 0.1\text{ }\mu\text{F}$. Typical values at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = 5.0\text{ V}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{OH}	High-level output voltage (SDO)	$I_{OH} = -2\text{ mA}$	$V_{CC} - 0.4$		V_{CC}	V
V_{OL}	Low-level output voltage (SDO)	$I_{OL} = 2\text{ mA}$	0		0.4	V
V_R	Shunt regulator output voltage (V_{CC})	$I_{CC} = 1\text{ mA}$, SDI = low		5.9		V
I_{CC0}	Supply current (V_{CC})	$V_{CC} = 3.0\text{ V}$ to 5.5 V , SDI = low, all grayscale (GSn) = FFh, $V_{OUTn} = 0.6\text{ V}$, SDO = 15 pF		2.3	3.5	mA
I_{CC1}		$V_{CC} = 3.0\text{ V}$ to 5.5 V , SDI = 1 MHz , GSn = FFh, $V_{OUTn} = 0.6\text{ V}$, SDO = 15 pF		2.6	4.5	mA
I_{OL}	LED output current (OUT0 to OUT2)	All OUTn = on, $V_{OUTn} = 0.6\text{ V}$	32	40		mA
I_{OLKG}	Output leakage current (OUT0 to OUT2)	GSn = 00h, $V_{OUTn} = 21\text{ V}$			0.1	μA
		$T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			0.2	μA
R_{PD}	Internal pull-down resistance (SDI)	At SDI		1		M Ω

SWITCHING CHARACTERISTICS

At $T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = 3.0\text{ V}$ to 5.5 V , $C_L = 15\text{ pF}$, $R_L = 110\text{ }\Omega$, and $V_{LED} = 5.0\text{ V}$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}\text{C}$ and $V_{CC} = 5.0\text{ V}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{R0}	Rise time	SDO	2	6	12	ns
t_{R1}		OUTn (on $\rightarrow$ off)		200	400	ns
t_{F0}	Fall time	SDO	2	6	12	ns
t_{F1}		OUTn (off $\rightarrow$ on)		200	400	ns
t_{D0}	Propagation delay	SDI $\uparrow$ to SDO $\uparrow$		30	50	ns
t_{D1}		OUT0 $\downarrow$ to OUT1 $\downarrow$, OUT1 $\downarrow$ to OUT2 $\downarrow$, OUT0 $\uparrow$ to OUT1 $\uparrow$, OUT1 $\uparrow$ to OUT2 $\uparrow$		25		ns
t_{WO}	Shift data output one pulse duration	SDO $\uparrow$ to SDO $\downarrow$	75	125	250	ns
f_{OSC}	Internal GS oscillator frequency		4	6	8	MHz

PARAMETER MEASUREMENT INFORMATION

PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 4. SDI






Figure 5. SDO



(1) $n = 0$ to 2.

Figure 6. OUT0 Through OUT2


TEST CIRCUITS



(1) $n = 0$ to 2.

(2) C_L includes measurement probe and jig capacitance.



Figure 7. Rise Time and Fall Time Test Circuit for OUTn



(1) C_L includes measurement probe and jig capacitance.



Figure 8. Rise Time and Fall Time Test Circuit for SDO

TIMING DIAGRAMS

 t_{WH}, t_{WL}

 t_{H0}, t_{H1}



(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 9. Input Timing

 $t_{R0}, t_{F0}, t_{D0}, t_{W0}$

 t_{R1}, t_{F1}, t_{D1}


(1) Input pulse rise and fall time is 1 ns to 3 ns.

Figure 10. Output Timing




(1) OUT_n on-time changes, depending on the data in the 24-bit GS data latch.

Figure 11. Data Write and OUT_n Switching Timing

PIN CONFIGURATION


**D PACKAGE
SO-8
(Top View)**



PIN DESCRIPTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	4	—	Power ground
OUT0	1	O	Sink driver outputs. Multiple outputs can be configured in parallel to increase the sink drive current capability. Different voltages can be applied to each output.
OUT1	2	O	
OUT2	3	O	
SDI	6	I	Serial data input. This pin is internally pulled down to GND with a 1-M Ω (typ) resistor.
SDO	5	O	Serial data output
TEST	7	—	TI internal test terminal. This pin must be connected to GND or left open.
VCC	8	—	Power-supply voltage

FUNCTIONAL BLOCK DIAGRAM



TYPICAL CHARACTERISTICS

At $T_A = +25^\circ\text{C}$ and $V_{CC} = 12\text{ V}$, unless otherwise noted.




Figure 12. OUTPUT CURRENT vs OUTPUT VOLTAGE (OUT n)

DETAILED DESCRIPTION

SINK CURRENT VALUE SETTING

The typical sink current value of each channel (I_{OUTn}) can be set by resistor (R_{Ln}) that is placed between the LED cathode and $OUTn$ pins, as shown in Figure 13. The typical sink current value can be calculated by Equation 1 and the typical resistor value can be calculated by Equation 2.

$$I_{OUTn} \text{ (mA)} = \frac{V_{LED} \text{ (V)} - V_{F_TOTAL} \text{ (V)} - V_{OUTn} \text{ (V)}}{R_{Ln} \text{ (}\Omega\text{)}}$$

NOTE: $n = 0$ to 2 .

$$R_{Ln} \text{ (}\Omega\text{)} = \frac{V_{LED} \text{ (V)} - V_{F_TOTAL} \text{ (V)} - V_{OUTn} \text{ (V)}}{I_{OUTn} \text{ (mA)}}$$

NOTE: $n = 0$ to 2 .

Where:

V_{LED} = the LED anode voltage, V_{F_TOTAL} = the total LED forward voltage, and V_{OUTn} = the $OUTn$ output voltage. Note that the typical V_{OUTn} value is 0.6 V with a 40-mA output current; see Figure 12.




Figure 13. Internal Shunt Regulator Mode Application Circuit

RESISTOR AND CAPACITOR VALUE SETTING FOR SHUNT REGULATOR

The TLC59731 internally integrates a shunt regulator to regulate V_{CC} voltage. Refer to Figure 12 for an application circuit that uses the internal shunt regulator through a resistor, R_{VCC} . The recommended R_{VCC} value can be calculated by Equation 3.

$$\frac{V_{LED} \text{ (V)} - 5.9 \text{ V}}{8 \text{ mA}} < R_{VCC} < \frac{V_{LED} \text{ (V)} - 5.9 \text{ V}}{6 \text{ mA}}$$

Table 1 shows the typical resistor value for several V_{LED} voltages. Note that the C_{VCC} value should be 0.1 μ F.

Table 1. Resistor Example for Shunt Resistor versus LED Voltage

$V_{LED} \text{ (V)}$	$R_{VCC} \text{ (}\Omega\text{)}$	RESISTOR WATTAGE (W)
9	470	0.02
12	910	0.04
18	1800	0.08
24	2700	0.12

GRAYSCALE (GS) FUNCTION (PWM CONTROL)

The TLC59731 can adjust the brightness of each output channel using a pulse width modulation (PWM) control scheme. The PWM data bit length for each output is 8 bits. The architecture of 8 bits per channel results in 256 brightness steps, from 0% to 99.9% on-time duty cycle.

The PWM operation for OUT_n is controlled by an 8-bit grayscale (GS) counter. The GS counter increments on each internal GS clock (GSCLK) rising edge. All OUT_n are turned on when the GS counter is '1'. All OUT_n turn on when the GS count is '1', except when OUT_n are programed to GS data '0' in the 24-bit GS data latch. After turning on, each output is turns off when the GS counter value exceeds the programmed GS data for the output. The GS counter resets to 00h and all outputs are forced off when the GS data are written to the 24-bit GS data latch. Afterwards, the GS counter begins incrementing and PWM control is started from the next internal GS clock.


[Table 2](#) summarizes the GS data values versus the output ideal on-time duty cycle. The on-time duty cycle is not proportional to the GS data because a simple gamma correction is implemented in the TLC59731. Furthermore, actual on-time differs from the ideal on-time because the output drivers and control circuit have some timing delay. When the device is powered on, all outputs are forced off and remain off until the non-zero GS data are written to the 24-bit GS data latch.

Table 2. Output Duty Cycle and Total On-Time versus GS Data

GS DATA		NO. OF GSCLKs OUT _n TURNS ON	NO. OF GSCLKs OUT _n TURNS OFF	TOTAL IDEAL TIME (μs)	ON-TIME DUTY (%)
DECIMAL	HEX				
0	0	Off	Off	0	0
1	1	1	2	0.2	0.1
2	2	1	4	0.5	0.2
3	3	1	6	0.8	0.3
—	—	—	—	—	—
6	6	1	12	1.8	0.6
7	7	1	14	2.2	0.7
8	8	1	18	2.8	0.9
9	9	1	22	3.5	1.1
10	10	1	26	4.2	1.3
—	—	—	—	—	—
30	1E	1	106	17.5	5.5
31	1F	1	110	18.2	5.7
32	20	1	118	19.5	6.2
33	21	1	126	20.8	6.6
34	22	1	134	22.2	7.0
—	—	—	—	—	—
62	3E	1	358	59.5	18.8
63	3F	1	366	60.8	19.2
64	40	1	374	62.2	19.6
65	41	1	382	63.5	20.0
66	42	1	390	64.8	20.5
—	—	—	—	—	—
127	7F	1	878	146.2	46.1
128	80	1	886	147.5	46.5
129	81	1	894	148.8	47.0
—	—	—	—	—	—
253	FD	1	1886	314.2	99.1
254	FE	1	1894	315.5	99.5
255	FF	1	1902	316.8	99.9

PWM Control

The GS counter keeps track of the number of grayscale reference clocks (GSCLKs) from the internal oscillator. Each output stays on while the counter is less than or equal to the programmed GS value. Each output turns off when the GS counter is greater than the GS value in the 24-bit GS data latch. Figure 14 illustrates the PWM operation timing.



(1) Actual on-time differs from the ideal on-time.

Figure 14. PWM Operation

REGISTER AND DATA LATCH CONFIGURATION

The TLC59731 has a 32-bit shift register and a 24-bit data latch that stores GS data. When the internal GS data latch pulse is generated and the data of the eight MSBs in the shift register are 3Ah, the lower 24-bit data in the 32-bit shift register are copied into the 24-bit GS data latch. If the data of the eight MSBs is not 3Ah, the 24-bit data are not copied into the 24-bit GS data latch. [Figure 15](#) shows the shift register and GS data latch configurations. [Table 3](#) shows the 32-bit shift register bit assignment.




Figure 15. Common Shift Register and Control Data Latches Configuration

Table 3. 32-Bit Shift Register Data Bit Assignment

BITS	BIT NAME	CONTROLLED CHANNEL/FUNCTIONS
0 to 7	GSOUT0	GS data bits 0 to 7 for OUT0
8 to 15	GSOUT1	GS data bits 0 to 7 for OUT1
16 to 23	GSOUT2	GS data bits 0 to 7 for OUT2
24 to 32	WRTCMD	Data write command (3Ah) for GS data. The lower 24-bit GS data in the 32-bit shift register are copied to the GS data latch when the internal GS latch is generated (when these data bits are 3Ah, 00111010b).

ONE-WIRE INTERFACE (EasySet) DATA WRITING METHOD

There are four sequences to write GS data into the TLC59731 via a single-wire interface. This section discusses each sequence in detail.

Data Transfer Rate (t_{CYCLE}) Measurement Sequence

The TLC59731 measures the time between the first and second SDI rising edges either after the device is powered up or when the GS data latch sequence is executed (as described in the [GS Data Latch Sequence \(GSLAT\)](#) section) and the time is internally stored as t_{CYCLE} . t_{CYCLE} serves as a base time used to recognize one complete data write operation, a 32-bit data write operation, and a GS data write operation to the GS data latch. t_{CYCLE} can be set between 1 μs and 50 μs ($f_{\text{CLK(SDI)}} = 20 \text{ kHz to } 1000 \text{ kHz}$). In this sequence, two instances of data '0' are written to the LSB side of the 32-bit shift register. [Figure 16](#) shows the t_{CYCLE} measurement timing.




Figure 16. Data Transfer Rate (t_{CYCLE}) Measurement

Data '0' and Data '1' Write Sequence (Data Write Sequence)

When the second SDI rising edge is not input before 50% of t_{CYCLE} elapses from the first SDI rising edge input, the second rising edge is recognized as data '0'. When the second SDI rising edge is input before 50% of t_{CYCLE} elapses from the first SDI rising edge input, the second rising edge is recognized as data '1'. This write sequence must be repeated 30 times after the t_{CYCLE} measurement sequence in order to send the write command to the lower 6-bit (3Ah) and 24-bit GS data. [Figure 17](#) shows the data '0' and '1' write timing.




Figure 17. Data '0' and '1' Write Operation

One Communication Cycle End of Sequence (EOS)

One communication cycle end of sequence (EOS) must be input after the 32-bit data are written because the TLC59731 does not count the number of input data. When SDI is held low for the EOS hold time (t_{H0}), the 32-bit shift register values are locked and a buffered SDI signal is output from SDO to transfer GS data to the next device. Figure 18 shows the EOS timing.




Figure 18. End of Sequence (EOS)

GS Data Latch (GSLAT) Sequence

A GS data latch (GSLAT) sequence must be input after the 32-bit data for all cascaded devices are written. When SDI is held low for the data latch hold time (t_{H1}), the 32-bit shift register data in all devices are copied to the GS data latch in each device. Furthermore, PWM control starts with the new GS data at the same time. Figure 19 shows the GSLAT timing.




Figure 19. GS Data Latch Sequence (GSLAT)

HOW TO CONTROL DEVICES CONNECTED IN SERIES

The 8-bit write command and 24-bit grayscale (GS) data for OUT0 to OUT2 (for a total of 32 bits of data) must be written to the device. Figure 20 shows the 32-bit data packet configuration. When multiple devices are cascaded (as shown in Figure 21), N times the packet must be written into each TLC59731 in order to control all devices. There is no limit on how many devices can be cascaded, as long as proper VCC voltage is supplied. The packet for all devices must be written again whenever any GS data changes.




Figure 20. 32-Bit Data Packet Configuration for One TLC59731




Figure 21. Cascade Connection of N TLC59731 Units (Internal Shunt Regulator Mode)

Refer to Figure 22 for the 32-bit data packet, EOS, and GSLAT input timing of all devices. The function setting write procedure and display control is as follows:

1. Power-up VCC (V_{LED}); all OUT_n are off because GS data are not written yet.
2. Write the 32-bit data packet (MSB-first) for the first device using t_{CYCLE} and the data write sequences illustrated in Figure 16 and Figure 17. The first 8-bits of the 32-bit data packet are used as the write command. The write command must be 3Ah (00111010b); otherwise, the 24-bit GS data in the 32-bit shift register are not copied to the 24-bit GS data latch.
3. Execute one communication cycle EOS (refer to Figure 18) for the first device.
4. Write the 32-bit data packet for the second TLC59731 as described step 2. However, t_{CYCLE} should be set to the same timing as the first device.
5. Execute one communication cycle EOS for the second device.
6. Repeat steps 4 and 5 until all devices have GS data.
7. The number of total bits is $32 \times N$. After all data are written, execute a GSLAT sequence as described in Figure 19 in order to copy the 24-bit LSBs in the 32-bit shift register to the 24-bit GS data latch in each device; PWM control starts with the written GS data at the same time.




Figure 22. Data Packet Input Order for N TLC59731 Units

CONNECTOR DESIGN APPLICATION

When the connector pin of the device application printed circuit board (PCB) is connected or disconnected to other PCBs, the power must be turned off to avoid device malfunction or failure. Furthermore, designing the connector GND pin to be longer than other pins (as shown in [Figure 23](#)) is preferable. This arrangement allows the GND line to either be connected first or disconnected last, which is imperative for proper device function.




Figure 23. Connector Pin Design Application

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TLC59731D	PREVIEW	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125		
TLC59731DR	PREVIEW	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125		

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - $\triangle C$ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - $\triangle D$ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AA.

D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



4211283-2/E 08/12

- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com